



The Future of Analog IC Technology®

MP7731

5W - 30W Class D Mono Bridged Audio Amplifier

DESCRIPTION

The MP7731 is a mono, 5W - 30W Class D Audio Amplifier. It is one of MPS' second generation of fully integrated audio amplifiers which dramatically reduces solution size by integrating the following:

- Start Up / Shut Down Pop Elimination
- Short Circuit Protection Circuits
- 180mΩ Power MOSFETs
- Mute / Standby Mode

The MP7731 utilizes a full bridge output structure capable of delivering 5W - 30W into 4Ω speakers. As in all other MPS Class D Audio Amplifiers, this device exhibits the high fidelity of a Class AB amplifier with an efficiency of 90%. The circuit is based on the MPS' proprietary variable frequency topology Analog Adaptive Modulation (AAM™, Patent No. 6,420,930; other patents pending) that delivers excellent PSRR, fast response time and operates on a single power supply.

EVALUATION BOARD REFERENCE

Board Number	Dimensions
EV0045DF	4.8cm x 3.0cm x 1.5cm

FEATURES


- 30W into 4Ω with $V_{DD} = 16.5V$
- 90% Efficiency at 5W
- Amplifies Full Audio Range with Low THD+N
 - Typical = 0.1%
- 9.5V to 18V Supply Voltage Operation
- Full Bridge Output Drive
- 4 Integrated 180mΩ Switches
- Turn On / Turn Off Click and Pop Suppression
- Integrated Short Circuit Protection
- Integrated Thermal shutdown
- Mute / Standby Mode

APPLICATIONS


- Flat Panel LCD and PDP Displays
- Notebook and Multimedia Computers
- Televisions
- Home Stereos
- DVD and VCD Players
- Game Devices and Systems
- Monitors

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.


TYPICAL APPLICATION



THD+N vs Output Power



MP7731-TAC-G01

PACKAGE REFERENCE


Part Number*	Package	Temperature
MP7731	TSSOP20	-40°C to +85°C

* For Tape & Reel, add suffix -Z (eg. MP7731DF-Z)
 For Lead Free, add suffix -LF (eg. MP7731DF-LF-Z)

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Supply Voltage V_{DD} 26V
 BS Voltage $V_{SW}-0.3V$ to $V_{SW}+6.5V$
 Enable Voltage V_{EN} -0.3V to 6V
 V_{SW} , V_{PIN} , V_{NIN} -1V to $V_{DD}+1V$
 AGND to PGND -0.3V to 0.3V
 Junction Temperature..... 150°C
 Lead Temperature 260°C
 Storage Temperature -65°C to 150°C

Recommended Operating Conditions ⁽²⁾

Supply Voltage V_{DD} 9.5V to 18V
 Operating Temperature T_A -40°C to 85°C

Thermal Resistance ⁽³⁾

	θ_{JA}	θ_{JC}
TSSOP20	40	6

Units: °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The device is not guaranteed to function outside of its operating conditions.
- 3) Measured on approximately 1" square of 1 oz copper.

ELECTRICAL CHARACTERISTICS ⁽⁴⁾

$V_{DD} = 16.5V$, $V_{EN} = 5V$, $R_L = 4\Omega$, $T_A = +25^\circ C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Typ	Max	Units
Standby Current		$V_{EN} = 0V$		2	10	μA
Quiescent Current				3	6	mA
SW On Resistance		Sourcing and Sinking		0.18		Ω
Short Circuit Current		Sourcing and Sinking		5.0		A
PIN, NIN Input Common Mode Voltage Range			0	$V_{DD}/2$	$V_{DD}-1.5$	V
PIN, NIN Input Current		$V_{PIN}=V_{NIN}=8V$		1	5	μA
EN Enable Threshold Voltage		V_{EN} Rising		1.4	2.0	V
		V_{EN} Falling	0.4	1.2		V
EN Enable Input Current		$V_{EN} = 5V$		1		μA

ELECTRICAL CHARACTERISTICS ⁽⁴⁾ (continued)
 $V_{DD} = 16.5V$, $V_{EN} = 5V$, $R_L = 4\Omega$, $T_A = +25^\circ C$, unless otherwise noted.










Parameter	Symbol	Condition	Min	Typ	Max	Units
Thermal Shutdown Trip Point		T_J Rising		150		$^\circ C$
Thermal Shutdown Hysteresis				30		$^\circ C$
Standby Current		$V_{EN} = 0V$		700		μA
Quiescent Current				28		mA
Power Output		f=1KHz, THD+N=10%		30		W
		f=1KHz, THD+N=10% , $R_L=8\Omega$		17		W
THD+ Noise		$P_{OUT}=1W$, f=1KHz		0.2		%
		$P_{OUT}=1W$, f=1KHz, $R_L=8\Omega$		0.1		%
Efficiency		f=1KHz, $P_{OUT}=10W$		85		%
		f=1KHz, $P_{OUT}=10W$, $R_L=8\Omega$		88		%
Maximum Power Bandwidth				20		KHz
Dynamic Range				90		dB
Noise Floor		A-Weighted		370		μV
Power Supply Rejection		f=1KHz		60		dB

Notes:

4) The device is not guaranteed to function outside its operating rating.

TYPICAL PERFORMANCE CHARACTERISTICS

Circuit of Figure 1, $V_{DD}=16.5V$, $T_A=25^\circ C$, unless otherwise noted.



PIN FUNCTIONS

Pin #	Name	Description
1, 5, 11, 16	NC	No Connect – Not internally connected
2	PIN1	Amplifier 1 Positive Input. PIN1 is the positive side of the differential input to Amplifier 1. Use a resistive voltage divider to set the voltage at PIN1 to $V_{DD}/2$. See Figure 1.
3	NIN1	Amplifier 1 Negative Input. NIN1 is the negative side of the differential input to Amplifier 1. See Figure 1.
4	AGND1	Analog Ground 1. Connect AGND1 to AGND2.
6	EN1	Enable Input 1. EN1 must be connected to EN2. Drive high to enable MP7731, drive low to disable.
7	NIN2	Amplifier 2 Negative Input. NIN2 is the negative side of the differential input to Amplifier 2. See Figure 1.
8	PIN2	Amplifier 2 Positive Input. PIN2 is the positive side of the differential input to Amplifier 2. Use a resistive voltage divider to set the voltage at PIN2 to $V_{DD}/2$. See Figure 1.
9	AGND2	Analog Ground 2. Connect AGND2 to AGND1.
10	EN2	Enable Input 2. EN2 must be connected to EN1. Drive high to enable MP7731, drive low to disable.
12	BS2	High-Side MOSFET Bootstrap Input for Amplifier 2. A capacitor from BS2 to SW2 supplies the gate drive current to the internal high-side MOSFET. Connect a $1\mu\text{F}$ capacitor from SW2 to BS2. See Figure 1.
13	VDD2	Power Supply Input. Bypass VDD2 to PGND2 with a $1\mu\text{F}$ X7R capacitor (in addition to the main bulk capacitor), placed close to the IC PIN13 and PIN15.
14	SW2	Switched Power Output. SW2 is the output of Amplifier 2. Connect the LC filter to this pin. See Figure 1.
15	PGND2	Power Ground for Amplifier 2. Connect PGND2 to PGND1. See Figure 1.
17	BS1	High-Side MOSFET Bootstrap Input for Amplifier 1. A capacitor from BS1 to SW1 supplies the gate drive current to the internal high-side MOSFET. Connect a $1\mu\text{F}$ capacitor from SW1 to BS1. See Figure 1.
18	VDD1	Power Supply Input. Bypass VDD1 to PGND1 with a $1\mu\text{F}$ X7R capacitor (in addition to the main bulk capacitor), placed close to the IC PIN18 and PIN20.
19	SW1	Switched Power Output. SW1 is the output of Amplifier 1. Connect the LC filter to this pin. See Figure 1.
20	PGND1	Power Ground for Amplifier 1. Connect PGND1 to PGND2. See Figure 1.

APPLICATION INFORMATION

COMPONENT SELECTION

The MP7731 uses a minimum number of external components to complete a fully bridged Class D audio amplifier. The circuit in Figure 1 shows a typical application. Use the following sections to customize the amplifier for your particular application.

Setting the Voltage Gain

The voltage gain sets the output voltage swing for a given input voltage swing and is set by the following equation:

$$A_V = 2 \left(\frac{R_1}{R_3} \right)$$

The maximum output voltage swing is limited by the power supply. The MP7731 is a bridged amplifier and the output load is driven differentially. Each side of the load is limited to a maximum peak-to-peak voltage swing of approximately V_{DD} . To achieve the maximum output power of the MP7731 amplifier, set the amplifier gain such that the maximum peak-to-peak input signal results in at least the maximum peak-to-peak output voltage swing.

Setting the Switching Frequency

The idle switching frequency (the frequency at the output pin with no audio input signal) is a function of the supply voltage, V_{DD} , the capacitor C4 and resistor R1. Lower switching frequencies result in more inductor ripple, causing more quiescent output voltage ripple, increasing the output noise and distortion. Higher switching frequencies result in more power loss. The optimum quiescent switching frequency is approximately 600KHz-700KHz. Refer to Table 4 for recommended values.

Table #—Switching Frequency vs. Capacitor and Resistor Values

Gain (V/V)	Gain (dB)	R1 (Ω)	R3 (Ω)	C4 (nF)	F _{sw} (Hz)
7.8	17.8	39K	10K	6.8	660K
16.4	24.3	82K	10K	3.3	660K
24.0	27.6	120K	10K	2.2	610K
33.8	30.6	169K	10K	2.2	700K
51.1	34.2	120K	4.7K	2.2	610K

Choosing the LC Filter

Two identical LC filters are required in the typical application. The inductor-capacitor (LC) filter is a second order filter which converts the pulse train at SW (Pins 14, 19) to the output differential signal that drives the speaker. Typical values for the LC filters are a 10μH inductor and a 0.47μF capacitor. The characteristic frequency of the LC filter needs to be high enough to allow high frequency audio to the output, yet needs to be low enough to filter out high frequency products of the pulses from SW.

The characteristic frequency of the LC filter is:

$$f_0 = \frac{1}{2\pi\sqrt{LC}}$$

where:

- $L = L_1 = L_2$
- $C = C_7 = C_{12}$

The quality factor (Q) of the LC filter is important. If this is too low, output noise will increase.

If the Q factor is too high, then peaking may occur at high signal frequencies reducing the pass-band flatness. The circuit Q is set by the load resistance (speaker resistance, typically 4Ω or 8Ω).

The Q is calculated as:

$$Q = \frac{R}{\sqrt{\frac{L}{C}}}$$

It is best to use an LC filter with Q of around 0.7. The actual output ripple and noise is greatly affected by the type of inductor and capacitor used in the LC filter. Use a film capacitor and an inductor with sufficient power handling capability to supply the output current to the load. The inductor should exhibit soft saturation characteristics. If the inductor exhibits hard saturation, it should operate well below the saturation current. Gapped ferrite, MPP, Powdered Iron, or similar type toroidal cores are recommended. If open or shielded bobbin

ferrite cores are used, make sure that the start windings of each inductor line up (all starts going toward SW pin, or all starts going toward the output) to prevent crosstalk or other channel-to-channel interference.

Input Coupling Capacitor

The input coupling capacitor, C6, is used to pass only the AC audio signal to the input of the amplifier. In a typical system application, the source input signal is typically centered around the circuit ground, while the MP7731 input is at half the power supply voltage ($V_{DD}/2$). The input coupling capacitor transmits the AC signal from the source to the MP7731 while blocking the DC voltage. This input coupling capacitor creates a low-pass filter with the input resistor of the MP7731. Choose an input coupling capacitor such that the corner frequency (f_{IN}) is less than the desired pass-band frequency.

The formula for the corner frequency is:

$$f_{IN} = \frac{1}{(2\pi \times R3 \times C6)}$$

where:

- f_{IN} is the -3dB cutoff frequency
- R3 is the input resistor
- C6 is the input AC coupling capacitor

Power Source

For maximum output power, the amplifier circuit requires a regulated external power source to supply the power to the amplifier. The higher the power supply voltage, the more power can be delivered to a given load resistance, however if the power source voltage exceeds the maximum operating voltage of 18V, the MP7731 may sustain damage. The power supply rejection of the MP7731 is excellent. However, noise at the power supply can get to the output, so care must be taken to minimize power supply noise within the pass-band frequencies. Bypass the power supply pins with a large electrolytic capacitor (typically aluminum electrolytic) along with smaller 1 μ F ceramic capacitors at the MP7731 V_{DD} supply pins.

Circuit Layout

Proper circuit layout is critical for optimum performance and low output distortion and noise. Place the following components as close to the MP7731 as possible:

1. **Power Supply Bypass, C3, C8.** C3 and C8 carry the transient current for the switching power stage. Place a 1 μ F power supply bypass capacitor as close to Pin 18 (VDD1) and Pin 20 (PGND1) as possible. Also place a 1 μ F power supply bypass capacitor as close to Pin 13 (VDD2) and Pin 15 (PGND2) as possible.
2. **Output Catch Diodes, D3, D5.** D3 and D5 carry the current over the dead-time while both MOSFET switches are off. Place D3 between Pin 19 (SW1) and Pin 20 (PGND1) to prevent the voltage at SW1 from swinging excessively below ground. Also, place D5 between Pin 14 (SW2) and Pin 15 (PGND2) to prevent the voltage at SW2 from swinging excessively below ground.
3. **Input Modulator Capacitors, C4, C10.** C4 and C10 are used to set the amplifier switching frequency and is typically 2.2nF. Place C4 as close to the differential inputs, Pin 2 and Pin 3, as possible to reduce distortion and noise. Also, place C10 as close to the differential inputs, Pin 7 and Pin 8, as possible to reduce distortion and noise.
4. **Reference Bypass Capacitor C13.** C13 filters the $V_{DD}/2$ reference voltage at the pin inputs (Pin 2, Pin 8). Place C13 as close to these pins as possible to improve power supply rejection and reduce distortion and noise at the output.

It is best to use two separate ground planes, analog ground (AGND) and power ground (PGND), and connect the 2 grounds together at a single point to reduce noise and distortion. The power switching components on the output side of the IC (Pins 11-20) should be connected to the power ground. R6 and C13 should be connected to AGND. Make sure that any traces carrying the switching node (SW) voltage are far from any input signal traces. If multiple amplifiers are used on a single board, make sure that each channel is physically separated to prevent crosstalk.

Shield the audio inputs with a ground plane between the traces. Use vias to connect the top and bottom ground planes. Make sure that all inductors used on a single circuit board have the same orientation. If multiple channels are used on a single board, make sure that the power supply is routed from the source to each channel individually, not serially. This prevents channel-to-channel coupling through the power supply input.

Electro-Magnetic Interference (EMI)

Due to the switching nature of the Class-D amplifier, care must be taken to minimize the effects of electromagnetic interference from the amplifier. However, with proper component selection and careful attention to circuit layout, the effects of the EMI due to the amplifier switching can be minimized. The power inductors are a potential source of radiated emissions. For the best EMI performance, use shielded inductors, since the magnetic field is well contained inside the core. On the system printed circuit board, trace loops that carry rapidly changing currents need to be minimized. V_{DD} bypass capacitors (C3 and C8) must be placed as close to the MP7731 as possible. Nodes that carry rapidly changing voltage, such as SW1 and SW2, must be made as small as possible. If sensitive traces run near SW1 or SW2, place a ground shield between the traces

TYPICAL APPLICATION CIRCUITS





Figure 1— Mono Full Bridged Circuit

PACKAGE INFORMATION

TSSOP20F
(Exposed Paddle)



NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.